another “边缘”人



所有跟贴·加跟贴·新语丝读书论坛http://www.xys.org/cgi-bin/mainpage.pl

送交者: sssa 于 2005-6-02, 18:04:11:

回答: 有效候选人何积丰教授 由 email 于 2005-6-02, 17:57:59:

"Formal Reasoning with Verilog HDL" (with G. Pace), in the Proceeding of Formal Method in Hardware Design, Spain, (1998).

This must be a 2- or 3- class conference even in Europe.



所有跟贴:


加跟贴

笔名: 密码(可选项): 注册笔名请按这里

标题:

内容(可选项):

URL(可选项):
URL标题(可选项):
图像(可选项):


所有跟贴·加跟贴·新语丝读书论坛http://www.xys.org/cgi-bin/mainpage.pl